 Abstract-A 14-bit, 40MS/s pipeline A/D converter has been designed in 0.18 um CMOS technology. The power dissipation of the A/D converter is only 100mW at 1.8V supply voltage, which is achieved by NADAC and DMDAC technologies. NADAC technology reduces power dissipation by about 50%, while DMDAC technology leads to approximately 10%. At 40MS/s with input signal of 10MHz, this ADC achieves ≤±0.8LSB DNL, ±3.5LSB INL and 73.5dB SNR, 73.3dB SINAD, 89.5dBc SFDR, 11.91 ENOB, and THD is -90.9dBc. The A/D converter can reduce dissipation of power for SOC system, wireless communication system, and digitalized radar.
I. INTRODUCTION
Portable digital consumer products, wireless communication equipments and digitalized radars have increasing requirements for high-resolution, low-power A/D converters. In these applications, A/D converters are required to have higher resolution, faster sampling rate and lower power dissipation due to ever-growing data stream and high-resolution video data. Analog circuit and digital signal processing circuit are integrated in SOC monolithic systems which are used to achieve higher performance while keeping lower cost. A/D converter is an important part of analog circuit in SOC systems. Therefore, reduction of power dissipation of A/D converter helps that of the whole SOC system.
Conventional pipeline ADC architecture is shown in Fig. 1 . In the pipeline A/D converter, the primary power consumer is MDAC and front-end circuit [1] - [4] ; the front-end circuit consists of an sample/hold circuit and a multiplying DAC (MDAC) [5] , which has relative high resolution and dissipates more power. For example, in a conventional pipeline ADC, the sample/hold circuit and Stage 1 MDAC in the front-end circuit will dissipate 50% of the power of the whole A/D converter [6] . In order to reduce the power dissipation of pipeline ADC, it is necessary to reduce the power dissipation of front-end circuit and MDAC. Thus, a high-resolution, low-power A/D converter with NADAC and dual-conversion MDAC (DMDAC) are implemented in this work.
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II. LOW-POWER TECHNOLOGY
To reduce power dissipation of the whole A/D converter, two aims are set in this study. Firstly, the number of amplifiers in S/H circuit and Stage 1 MDAC is reduced to 1. Secondly, MDACs of every consecutive two-stage within Stage 4-9 are multiplexed. This means, that the conventional architecture of the pipeline within Stages 4-9 needs six MDACs, while using dualconversion MDAC, it needs only three MDACs to achieve its aims of reduction of power dissipation. At last, a highresolution, low-power dissipation, multi-stage pipeline A/D converter with NADAC and dual-conversion MDAC (DMDAC) will be proposed. Fig. 2 shows the conventional front-end circuit with switching capacitor structure (Take, for example, a frontend circuit of 1.5-bit/stage for simplicity). When clock p1 is high, the S/H circuit samples analog input signal VIN which ranges from -V R to +V R (V R =0.5V in this design); at the next clock phase p0, the S/H circuit holds sampled analog input signal. Meanwhile, output of S/H circuit is quantized by Sub-ADC, and then is sent to MDAC. At the next clock phase p1, MDAC generates interstage residual V O . Sub-ADC output is used to select reference voltages -V R , 0 or +V R . The S/H circuit and MDAC each has an amplifier which dissipates most power of A/D converter.
A. Design of Front-End
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A large capacitor is necessary to obtain higher resolution and carry out small-signal processing. Amplifier needs driving large capacitor at a high speed, thus dissipating more power.
2) Front-end circuit without S/H Fig. 3 shows the front-end circuit without an input S/H. At clock phase p1, S/H circuit samples analog input signal V IN which ranges from -V R to +V R ; when p0 is high, the S/H circuit holds sampled analog input signal. Output of S/H circuit is quantized by Sub-ADC, and then is sent to MDAC. At the next clock phase p1, MDAC generates interstage residual V O . Sub-ADC output is used to select reference voltages -V R , 0 or +V R . Amplifier in S/H circuit is eliminated, and only one amplifier in MDAC is left. Therefore, power dissipation has been reduced in frontend circuit. [7] . Sub-ADC in Stage N quantizes differential analog signals, and outputs two digital codes; quantized results are sent to MDAC to be subtracted from analog signals; the results are coupled to Sub-ADC in Stage N+1 (1.5-bit/stage), and performs the same operation. Stage N and Stage N+1 each produces two digital codes. MDAC in each stage contains an amplifier (see Fig. 2 and Fig. 3) , so stage N and Stage N+1 contain altogether two amplifiers, which dissipate power mainly in 1.5-bit/stage.
2) Two-conversion MDAC Fig. 6 shows the 1.5-bit/stage with dual-conversion MDAC structure, in which Stage N and Stage N+1 multiplex a single MDAC. At clock phase p0, analog input signals are quantized in the first 1.5-bit Sub-ADC, and output 2 digital codes, quantized results are sent to MDAC and subtracted from analog signals, then output results are quantized by the second 1.5-bit Sub-ADC when clock phase p1 goes high, it produces 2 digital codes and the result is sent to MDAC, which are subtracted from signal holding by MDAC during clock p1, and output residual signal V O . 
C. A/D Converter Architecture
The 14-bit 40MS/s A/D converter architecture as a whole is shown in Fig. 8 . Stage 1 is NADAC, including 3.5-bit Sub-ADC and MDAC. Stages 2 and 3 are conventional 1.5-bit/stage pipeline, and stages 4-9 are 1.5bit/stage with DMDAC, stage 10 is 3-bit flash Sub-ADC. To reduce common-mode noise and obtain lower distortion, the whole 14-bit 40MS/s A/D converter uses differential configuration. The 3.5-bit Sub-ADC has 14 comparators, and each 1.5-bit Sub-ADC contains 2 comparators, while 7 comparators in the final 3-bit flash Sub-ADC. In this work, amplitude of differential analog input signal is 2V P-P , and pipeline differential output amplitude in each stage is 2V P-P as well. V R is 0.5V, and common-mode voltage is V DD /2=0.9V. Fig. 9 shows the schematic diagram of fully differential operational amplifier used for NADAC and MDAC. In order to obtain high bandwidth, high DC gain and large swing, it is an two stage amplifier, the first of which is cascode amplifier with gain enhancement. Simulation results showed that DC gain of the two stage operational amplifiers reached 110dB at 1.8V supply voltage. 
D. Operational Amplifier
IV. MEASURED RESULTS
The 14-bit 40MS/s A/D converter was fabricated in 0.18μm 1P6M CMOS process. Fig. 10 shows the die photo of the ADC. The total area of the ADC is 2.75mm 2 , and the area of NADAC is 0.8 mm 2 , accounting for 29% of the total area of the ADC. Table I summarizes the measure results at sampling rate f S =40MS/s, V DD =1.8V and analog input signal f IN =10MHz as follows. Fig. 11 shows differential nonlinearity (DNL) curve and integral nonlinearity (INL) curve of the AD converter measured at sampling rate f S =40MS/s and analog input signal f IN =10MHz. Fig. 12 indicates FFT curves of the ADC measured at same condition. These results have met the specifications of 14-bit A/D converter. Fig. 13 indicates SNR, SINAD, SFDR and THD curves measured at sampling rate f S =40MS/s and analog input signal f IN =5MHz to 170MHz. In this work, a 14-bit 40MS/s A/D converter was implemented with NADAC and dual-conversion MDAC pipeline architecture, and they reduce the ADC power dissipation by a factor of 35%. This is especially useful to multi-channel A/D converter design.
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